 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0vKvf3-0000S2C; Tue, 5 Nov 96 18:16 CST |
| Old-Return-Path: |
|
| Date: |
Tue, 05 Nov 96 19:24:53 EST |
| Precedence: |
list |
| Resent-From: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| From [log in to unmask] Wed Nov 6 08: |
46:33 1996 |
| TO: |
|
| Return-Path: |
<TechNet-request> |
| Resent-Message-ID: |
<"xMKgD1.0.sXF.5ZzVo"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| X-Mailing-List: |
|
| Message-Id: |
|
| Parts/Attachments: |
|
|
FROM: James D. Herard
**************************************************************
Subject: FAB: Electroless Tin
What does this customer want IN the vias (are there any?)
you'd need to tent the vias with a resist during
both E-less Sn (or SnPb) and during Ni/Au.
is SnPb ok instead of Sn?
How thick Au?
Is Immersion SnPb OK?
What is the substrate material (fr4, ptfe, polyimid?)
can the vias later be coated with soldermask or the like?
Have you thought about wave solder on the one side with a
hot air level or won't that be planar enough? (you'd need
to plug your vias then from the Au side after Au but before
Sn)
I'll review with our mfg eng's on this one.
we're doing an Immersion SnPb process today on a product,
and we have the NiAu ability, but I'm not sure of the
compatability of the resist systems needed for each of the
processes. (ie can you cover one while you do the other?
You can reach me at [log in to unmask]
Jim Herard
IBM Microelectronics
Endicott Pnl Mfg
Quality Engineering
James Herard x77026 KBLE/014-3 Quality Engineer
***************************************************************
********* Get it While you Can *********************
***************************************************************
*** Forwarding note from SMTP3 --IINUS1 11/05/96 15:40 ***
|
|
|
