 
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0vGXhY-0000QzC; Thu, 24 Oct 96 16:52 CDT |
| Old-Return-Path: |
|
| Date: |
Thu, 24 Oct 96 17:48:45 EDT |
| Precedence: |
list |
| Resent-From: |
|
| From [log in to unmask] Mon Oct 28 08: |
49:20 1996 |
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| TO: |
|
| Return-Path: |
<TechNet-request> |
| Resent-Message-ID: |
<"G41t21.0.YBK.VK-Ro"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| Message-Id: |
|
| Parts/Attachments: |
|
|
FROM: James D. Herard
**************************************************************
Subject: Traces in between SOIC Pads
Mark:
that depends upon your pc board suppliers coating registration
and window sizes.
As long as you can ensure that the traces are covered with well
adhered coating and that coating extends down onto the
laminate of the pc board feel free to run the traces there.
Do avoid running traces between pads that are on 0.020" centers
or closer, as most suppliers will not guarantee that there
will be 100% coverage of coating on such tight spaces, and
generally open the area up entirely.
James Herard x77026 KBLE/014-3 Quality Engineer
***************************************************************
********* Get it While you Can *********************
***************************************************************
*** Forwarding note from SMTP2 --IINUS1 10/24/96 15:10 ***
|
|
|
