 
| Mime-Version: |
1.0 |
| Content-Type: |
text/plain; charset="us-ascii" |
| Old-Return-Path: |
|
| Date: |
Wed, 14 Feb 96 08:55:23 gmt |
| Precedence: |
list |
| Resent-From: |
|
| Cc: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| X-Sender: |
|
| TO: |
|
| Return-Path: |
|
| Resent-Sender: |
|
| From [log in to unmask] Wed Feb 14 11: |
57:34 1996 |
| Resent-Message-ID: |
<"jfIY92.0.Q36.yPQ8n"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0tmdCA-00005VC; Wed, 14 Feb 96 03:08 CST |
| X-Mailer: |
Windows Eudora Version 1.4.4 |
| Message-Id: |
|
| Parts/Attachments: |
|
|
>Awhile back, there were some posts regarding the use of solder paste in attempt
>to cause intentional shorts, effectively eliminating the need for a zero ohm
>resistor to tie two nets together. I was wondering how many people have used
>this method and what criteria did you follow? Any information pertaining to
this
>concept would be greatly appreciated. Thanks in advance.
Todd,
I have recently done some work modelling this situation, with a surface tension
modelling tool called Evolver, in order to understand the volumes of solder
over which a short is possible/inevitable. The results of this will be
published shortly in Journal of Electronic Manufacturing. If anyone has any
data which
I could compare with the models I would be very interested.
David Whalley
|
|
|
