Mime-Version: |
1.0 |
Content-Type: |
TEXT/PLAIN; CHARSET=US-ASCII |
Old-Return-Path: |
<simon.ipc.org!uunet.uu.net!fluke!fjp> |
Date: |
Mon, 12 Feb 1996 09:04:23 PST |
Precedence: |
list |
Reply-To: |
|
Resent-Sender: |
|
X-Status: |
|
Status: |
O |
Priority: |
Normal |
TO: |
|
Return-Path: |
|
X-Loop: |
|
X-Mailing-List: |
|
Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0tm5BF-0000ESC; Mon, 12 Feb 96 14:49 CST |
Resent-Message-ID: |
<"hoNj9.0.A9D.yUw7n"@ipc> |
Subject: |
|
From: |
|
From [log in to unmask] Tue Feb 13 11: |
40:32 1996 |
Resent-From: |
|
Read-Receipt-To: |
|
Message-Id: |
|
Parts/Attachments: |
|
|
Can anyone share successful Bare Board Test strategies and Equipment Requirements when
launching into BGA testing? For example: A 19 X 19 array, 1.27 mm pitch, 357 pin, PBGA with 23 mil diameter NSMD solder pads on
a board with two signal, one power, and one ground plane. Can this be done using a 100 mil grid BBTester? Particularly useful would
be your experience dealing with the obstacles and solutions to unforeseen problems.
FRED J. PAUL: [log in to unmask] FLUKE CORPORATION
Sr. Process Engineer POB 9090 M/S 55
PCB Operations EVERETT, WA 98206
direct: 206 356-5734 fax: 206 356-6070 Corporate: 206 347-6100
|
|
|