Mime-Version: |
1.0 |
Content-Type: |
text/plain; charset="us-ascii" |
Old-Return-Path: |
|
Date: |
Mon, 16 Sep 1996 08:10:24 -0400 |
Precedence: |
list |
Resent-From: |
|
Resent-Sender: |
|
X-Status: |
|
Status: |
O |
X-Mailing-List: |
|
X-Sender: |
|
TO: |
|
Return-Path: |
<TechNet-request> |
X-Loop: |
|
Resent-Message-ID: |
<"9nPkm1.0.lp6.JwJFo"@ipc> |
Subject: |
|
From: |
|
Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0v2cAH-00005BC; Mon, 16 Sep 96 06:48 CDT |
From [log in to unmask] Mon Sep 16 12: |
48:18 1996 |
X-Mailer: |
Windows Eudora Light Version 1.5.4 (16) |
Message-Id: |
|
Parts/Attachments: |
|
|
Randy,
I have just dug the data out on these tests. Two cycles were run,
both were a 2hour cycle with 3.5C/min ramp rates, one -55 to +95C
and one -55 to +125C. Cracking in the +95 test was nearly as bad
as the +125 test, but no electrical failures occured for either
test regime.
David Whalley
Loughborough University
>
>What was the duration and ramp times on your 1812 capacitor tests?
> ----------
>From: TechNet-request
>To: TechNet
>Subject: Re: ASSY:FAB:Des: Joint Cracking LCCCC
>Date: Friday, September 13, 1996 11:45AM
>
>Bob,
>
>I have seen serious cracking in tests on 1812 capacitors in -55 to +125C
>test.
>They are a good bit smaller and the TCE mismatch not so bad so I am not at
>all surprised at what you are seeing.
>
>I would treat 1206's as the limit in kit that is going to see those sorts of
>temperatures (-55) regularly in service, unless measures are taken to reduce
>the problem.
>
>David Whalley
>
>
>>I have been looking at some 20 pin Leadless Ceramic Chip Carriers which
>have
>>exhibited cracks. They are mounted on standard FR4 and thermal cycled
>between
>>-55 +80 for 1000 hours.
>>
>>Cracking is a problem with this device as we know but not at these low lead
>>counts. Many uses in their design rules make 28 pin devices the limit and
>then
>>incorporate the use of matched substrate to reduce differential expansion.
>>
>>I would appreciate any feed back on failure that people have seen on
>testing
>of
>>low lead count devices or even feed back on where people see the limit on
>pin
>>count and the need for special substrates.
***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to: *
* [log in to unmask] with <subject: unsubscribe> and no text. *
***************************************************************************
|
|
|