 
| Mime-Version: |
1.0 |
| Content-Type: |
text/plain; charset="us-ascii" |
| Old-Return-Path: |
|
| Date: |
Wed, 31 Jan 1996 22:52:27 -0500 (EST) |
| Precedence: |
list |
| Resent-From: |
|
| Resent-Sender: |
|
| X-Status: |
|
| Status: |
O |
| X-Mailing-List: |
|
| From [log in to unmask] Thu Feb 1 09: |
32:46 1996 |
| X-Sender: |
|
| TO: |
|
| Return-Path: |
|
| Resent-Message-ID: |
<"UDKMz3.0.vn5.HR34n"@ipc> |
| Subject: |
|
| From: |
|
| X-Loop: |
|
| Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0thpvW-0000DlC; Wed, 31 Jan 96 21:43 CST |
| X-Mailer: |
Windows Eudora Version 1.4.4 |
| Message-Id: |
|
| Parts/Attachments: |
|
|
><<Has anybody found a functional defect in multilayer pwb's due to
>nailheading???>>
>
>Hello-
>PCB design falls into my design requirements, but I'm not very knowledgeable
>about them...
>
>could you pls define what nailheading is to me?
>
>Thanks in advance...
>
>Regards-
>Brad Martin
Nailheading is a condition where, at the interface of the inner layer of a
multilayer pwb and the drilled hole wall, there is a deformation of the
thickness of the internal copper layer. Usually expressed as a percentage of
the original copper foil thickness, a copper deformation greater than 150%
has been generally considered "rejectable".
hope this helps...
[log in to unmask]
|
|
|
