TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uYtRu-0000CrC; Wed, 26 Jun 96 07:11 CDT
From [log in to unmask] Wed Jun 26 13:
32:41 1996
Old-Return-Path:
Date:
26 Jun 96 13:18:00 -0500
Precedence:
list
X-Loop:
Resent-Sender:
TechNet-request [log in to unmask]
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/4851
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"xGaks3.0.xYG.DaIqn"@ipc>
Subject:
From:
Resent-From:
Message-Id:
<M896037.001.lwvh0.1.960626121852Z.CC-MAIL*/OU=XSFCC/OU=ZWGBA/PRMD=MOT/ADMD=MOT/C=US/@MHS>
Parts/Attachments:
text/plain (21 lines)
     Hello TechNet users
     
     I am in need of some input about the necessity of having thermal 
     relief patterns on inner planes for vias that are being used to 
     connect surface mount devices to the inner plane.
     
     The design in question is 1.6mm thick, 4-layer, mixed technology with 
     via size of 0.6mm. The leaded devices that connect directly to the 
     plane have the IPC recommended thermal relief patterns.
     
     My main question is, are there any major concerns or advantages in 
     having the vias connecting directly into the plane without relief, I 
     vaguely recollect concern expressed over reliability of these 
     connections if extreme thermal cycling is undertaken.
     
     Can anybody help
     
        Regards  Gary Willard (Substrate Design Engineer - UK)



ATOM RSS1 RSS2