TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uS4O9-0000CBC; Fri, 7 Jun 96 11:27 CDT
Old-Return-Path:
Date:
Fri, 7 Jun 1996 12:34:18 -0400
Precedence:
list
Resent-From:
Message-ID:
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/4614
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"j9dZD3.0.u29.8Y5kn"@ipc>
Subject:
From:
From [log in to unmask] Fri Jun 7 11:
32:22 1996
X-Loop:
Resent-Sender:
TechNet-request [log in to unmask]
Parts/Attachments:
text/plain (20 lines)
Roger, the via or PTH cracking is due to differential expansion of plated
copper and FR-4 material.     CTE of copper -- 1.6 to 1.7 x 10*-5 per deg C
                  FR-4           --  >= 40x10*-5 per deg C above its glass
transition (110 degC)
The expansion for FR-4 goes exponential above it's TG. The increase in length
being directly propoetional to temperature, copper is going to be stretched
by a factor of 2.2 X.
The stress is therefore great and will exceed its tensile value, thereby
cracking it. At 270 deg C, expansion is almost twice that at 125 deg C.

When thermal cycle (-65 to +125 C) is used fatigue becomes dominant factor
for via cracking and will take few cycles before failure takes place. Also
the thicker the board, greater the chance of cracking in the via.

Pratap Singh
RAMP Labs
(512) 255-6820 



ATOM RSS1 RSS2