TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uMlJh-0000C9C; Thu, 23 May 96 20:05 CDT
Encoding:
31 Text
Old-Return-Path:
Date:
Thu, 23 May 96 19:44:01 CST
Precedence:
list
Resent-From:
Cc:
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/4324
From [log in to unmask] Wed Jun 5 11:
18:43 1996
TO:
Return-Path:
<TechNet-request>
Resent-Message-ID:
<"noKe72.0.PR5.FjGfn"@ipc>
Subject:
From:
X-Loop:
Resent-Sender:
TechNet-request [log in to unmask]
Message-Id:
Parts/Attachments:
text/plain (34 lines)
          
          Groove man,
          
          I would first ask: Does the customer want controlled 
          impedences on the board?  (I'm assuming they do...)
          
          Doug


______________________________ Reply Separator _________________________________
Subject: FAB: RFI/EMI Vias
Author:  [log in to unmask] at internet-mail
Date:    5/23/96 5:46 PM


          
        I have a customer who has asked me if I know about shielding vias.
     I don't know much about these. All I know is that the size of the PTH 
     and the distance apart are based, somehow, on what frequency the 
     logic (PCB) is operating at. (Yessss?)
          
        Now I don't have IEEE text books anywhere near this facility. 
     I'm a simple fabricator. Can someone who's savvy with RF <or even 
     Microwave> design give me some pointers to what kind of formulas are 
     used to determine this shield via barrier technique.
          
          
     Thanks in advance for any and all replies.
          
     Groovy
          



ATOM RSS1 RSS2