TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0uKa6z-0000CeC; Fri, 17 May 96 19:43 CDT
Content-Type:
text/plain; charset=us-ascii
References:
Date:
Fri, 17 May 1996 19:45:30 -0500
Precedence:
list
Resent-From:
Resent-Sender:
TechNet-request [log in to unmask]
Content-Transfer-Encoding:
7bit
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/4212
TO:
Return-Path:
<TechNet-request>
X-Status:
X-Loop:
Old-Return-Path:
Resent-Message-ID:
<"uxrZ92.0.1QA.VqHdn"@ipc>
Subject:
From:
Don Vischulis <[log in to unmask]>
MIME-Version:
1.0
Message-ID:
X-Mailer:
Mozilla 2.01 (Win95; I)
From [log in to unmask] Mon May 20 09:
14:51 1996
Parts/Attachments:
text/plain (82 lines)
ROGER HELD wrote:
> 
>      Whoa.  Before you bake your boards higher than their Tg, you must
>      figure out if your components can stand that kind of temperature.  You
>      may end up with a board full of melted connectors (generally 85C ~
>      105C rated).  Tg may be in the 130C range.

Just a quick correction:  While I may not be up to speed on the latest materials 
used for multilayers, the Tg for double sided materials starts at 130C and can go 
to 150C for materials sold as "FR-4" depending on the laminate supplier.

> 
>      We have baked BARE boards to relieve warpage, but never a loaded
>      board.
> 
>      Regards,
> 
>      Roger Held
>      Hitachi Computer Products (America)
> 
> ______________________________ Reply Separator _________________________________
> Subject: RE: ASSY: Post-wave Warpage
> Author:  [log in to unmask] at Internet-HICAM-OK
> Date:    5/17/96 1:43 PM
> 
> 
> bake the board flat in an oven.  You must get the board above its glass
> transition temperature.  Bake for a least 3 hrs. and allow a slow cool down
> with the weight still applied.
> 
> Some warpadge occurs from the board design, random placement of holes in the
> board, bad distribution of copper layers or component weight.  If this is
> the case a fixture that holds the boards shape may need to be developed for
> wave process.
> 
> Other warpedge could be a warning sign that somthing in your process has
> gone wrong.  To high a temperature, bad fixturing during wave etc....
> 
> Good luck
>  ----------
> From: TechNet-request
> To: TechNet
> Subject: ASSY: Post-wave Warpage
> Date: Friday, May 17, 1996 12:28
> 
> Can anyone give me some suggestions on returning a board to flat after it
> has
> gone over the wave?
> 
> I have a new customer who has been using someone else to solder his boards
> and
> is experiencing warpage after it has been wave soldered.  The board measures
> 16
> cm x 23.5 cm with two (2) 96-pin connectors (.100" spacing) along the 23.5
> cm
> side of the board.  He said the other shop's solder pot is about 480 degrees
> and
> it is assumed they are running the board with the short side in the grippers
> so
> as to avoid hand-soldering the 96-pin connectors since they hang off the
> egde
> of
> the board.
> 
> Some additional data:
> I.C. orientation: 33 run east-west, 11 run north-south, 1 PLL.  There is one
> 20-mil pitch SMT QFP device on the board.  The QFP is the only SMT device on
> the
> board.
> 
> Any ideas on how to avoid the warpage in the first place and when you do
> have
> it, how to eliminate it?
> 
> Thanks to all who may contribute.
> 

Don Vischulis
[log in to unmask]



ATOM RSS1 RSS2