Received: |
by ipc.org (Smail3.1.28.1 #2)
id m0uKVFE-0000CVC; Fri, 17 May 96 14:31 CDT |
Old-Return-Path: |
|
Date: |
Fri, 17 May 96 12:37:46 PST |
Precedence: |
list |
Resent-From: |
|
Resent-Sender: |
|
X-Status: |
|
Status: |
O |
X-Mailing-List: |
|
TO: |
|
From [log in to unmask] Fri May 17 17: |
27:33 1996 |
Return-Path: |
<TechNet-request> |
Resent-Message-ID: |
<"2Z48O.0.TTG.BGDdn"@ipc> |
Subject: |
|
From: |
|
X-Loop: |
|
Message-Id: |
|
Parts/Attachments: |
|
|
before we go too far down the road with the "plated shut via",
i have a question that would help me distinguish the
problem/condition:
is the via plated shut, or is it a matter of some of the via locations
not being solder cleared completely through the HASL process?
i am infinately familiar with the latter, but am somewhat surprised
that the former would be requested by a PWB manufacturer...
the latter condition doesn't represent a reliability problem based
on my knowledge (yes, i am open to being educated! (-;), whereas
i can understand each of the concerns raised with respect to a
"plated shut" via.
|
|
|