DESIGNERCOUNCIL Archives

1996

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipc.org (Smail3.1.28.1 #2) id m0tl29u-0000ESC; Fri, 9 Feb 96 17:23 CST
Encoding:
31 TEXT
Old-Return-Path:
Date:
Fri, 09 Feb 96 16:25:00 MST
Precedence:
list
Resent-From:
Resent-Sender:
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/2611
TO:
"'ipc_des'" <[log in to unmask]>, ipc_tech <[log in to unmask]>
Return-Path:
Resent-Message-ID:
<"8xC7F.0.45D.aTz6n"@ipc>
Subject:
From:
Schlice Dave <[log in to unmask]>
X-Loop:
From [log in to unmask] Tue Feb 13 11:
12:33 1996
X-Mailer:
Microsoft Mail V3.0
Message-Id:
Parts/Attachments:
text/plain (34 lines)

 I have a 14-layer SMT digital, polyimide, impedance controlled board per 
IPC-D-275,Class3.
The coupon requires a section D.  What really is the difference between 
Option 1 and Option 2
and how does the conductor routing for all of the layers work out in this 
section.

  o--------------o     o     o     o     o     o     o     o
             /
          /
   o---                      o     o     o    o     o     o     o


   o---                      o     o     o     o    o     o     o
           \
             \
    o-------------o     o     o     o     o     o     o     o

The above is my best attempt at drawing a Section D, that I think I need. 
 My question is
about the routing between these vias....."so that the interconnects in a 
specific hole are
separated to the greatest extent possible." (IPC-D-275 page 82    7.3.7.2 
Option 2  third para-
graph)

                                          Thanks ahead of time,
                                                          DaveS

   



ATOM RSS1 RSS2