TECHNET Archives

1995

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Received:
by ipchq.com (Smail3.1.28.1 #2) id m0sqocn-0000GmC; Thu, 7 Sep 95 16:36 CDT
Encoding:
951 Text
Old-Return-Path:
<miso!ccmailpc.ctron.com!aboulais>
Date:
Thu, 07 Sep 95 16:41:40 EST
Precedence:
list
Resent-From:
Resent-Sender:
X-Status:
Status:
O
X-Mailing-List:
<[log in to unmask]> archive/latest/1044
TO:
Return-Path:
Resent-Message-ID:
<"UJrVV1.0.tu9.gNsJm"@ipc>
Subject:
From:
From [log in to unmask] Sat Apr 27 14:
44:03 1996
X-Loop:
Message-Id:
Parts/Attachments:
text/plain (29 lines)


     Having a problem with solder being randomly trapped 
under SOIC's (gull wing) and SOJ's ("J" leaded devices) on 
the solder side of the board after wave solder. The solder 
"disks" or "specks" range from .005 to .030". These can only 
be detected by x-ray since they show up under the body of 
the component. 

     Has anyone seen this problem before or have it now.What 
has been done to prevent this from happening, short of not 
putting these devices on the solder side of the board. 
(This is not an option as of now)

     Does anyone feel this is a liability if left on the 
board if board passes test, and solder is trapped. (I will 
be doing shock & vib. testing to ensure they do not move)

     Any input would be appreciated.

                                   Thanks,
                                        Al Boulais           
                          
[log in to unmask]
(603) 337-1253
     



ATOM RSS1 RSS2