On Tue, 27 Aug 2019 16:33:55 -0700, Stephen Pierce <[log in to unmask]> wrote:
>Area array pad over a plated via (blind or through) is the most common reason
>
>On Tue, Aug 27, 2019 at 3:49 PM Jack Olson <[log in to unmask]> wrote:
>>
>> When are caps on filled vias required by an application?
1) ours is a via array in single pad for thermal reasons, but we need 100% assurance no solder will make a bump on the back side
2) that's what I thought Dave was thinking about, too. just making sure I didn't misunderstand...