TECHNET Archives

August 2018

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Wayne Thayer <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Wayne Thayer <[log in to unmask]>
Date:
Tue, 14 Aug 2018 13:07:37 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (73 lines)
Hi Tom-

Thanks! That was plenty fast enough!

Wayne

On Tue, Aug 14, 2018 at 12:02 PM, Tom Newton <[log in to unmask]> wrote:

> Wayne:  Sorry it took too long for IPC to respond to your inquiry on
> minimum spacing, but I'll provide our 'official' reply:
>
>
>
> The real answer to this is BOTH IPC-2221B and IPC-2222A, with the
> following taken from IPC-2222A:
>
>
>
> *10.1.1 Edge Spacing Except for edge printed board contacts, the minimum
> distance between conductive surfaces and the edge of the finished printed
> board, or a NPTH, shall not be less than the minimum spacing specified in
> Table 6–1 of IPC-2221 plus 0.4 mm [0.0157]. Printed boards that slide into
> guides shall have a minimum external conductor to guide distance of 1.25 mm
> [0.0492 in] or minimum electrical clearance (see Table 6–1 of IPC-2221),
> whichever is greater. Special design applications in areas such as high
> voltage, surface mount, and radio frequency (RF) technology may require
> variances to these requirements. Ground and heat sink planes may extend to
> the edge when required by design.*
>
>
>
> *The design should provide sufficient edge spacing to avoid unnecessary
> haloing and crazing rejections. Rejections can occur when the edge defect
> is greater than 50% of the clearance to edge spacing. Brittle material or
> heavier glass weights increase this risk.*
>
>
>
> *There is some additional guidance on routing and V-Scoring in 5.3.1 and
> Table 5-1 of IPC-2222A.  That is it!*
>
>
>
> Best Regards;
>
>
>
> Tom Newton and John Perry of IPC.
>
>
>
> -----Original Message-----
> From: TechNet <[log in to unmask]> On Behalf Of Wayne Thayer
> Sent: Tuesday, August 14, 2018 12:25 PM
> To: Technet <[log in to unmask]>
> Subject: [TN] MLCC spacing/orientation to V-score or Perforated Tabs
>
>
>
> Hi-
>
>
>
> Is there an IPC standard for distances from components to board edge for
> the V-score or perforated tab techniques? I've been able to find several
> recommendations from manufacturers, but I couldn't find the applicable IPC
> doc.
>
>
>
> Wayne Thayer
>

ATOM RSS1 RSS2