TECHNET Archives

June 2018

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Yuan-chia Joyce Koo <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Yuan-chia Joyce Koo <[log in to unmask]>
Date:
Sat, 9 Jun 2018 17:02:22 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (17 lines)
it depends:  your board layout (potato chip), board material (FR4 or  
polyimide for example, CTE mismatch between chip/BT material used in  
the device), size of the device, number of the ball and its layout  
(some of them has corner ball larger than center for example),  
etc.etc.  You need to do your homework and better- do a FEM or get  
FEM data from your device vendor and recommendation on top your  
homework.  IMHO.
If you doubt, underfill it with PROPER material (some of them  make  
it worst not better).  best of luck.
jk
On Jun 9, 2018, at 11:11 AM, haviv gendelis wrote:

> Are there any rules for types of component to be under filled, for  
> high reliability application?
>
> Sent from my iPad

ATOM RSS1 RSS2