LISTSERV - TECHNET Archives - LISTSERV.IPC.ORG

TECHNET Archives

January 2018

TechNet@IPC.ORG

	LISTSERV Archives
	TECHNET Home
	TECHNET January 2018

	Log In
	Register

	Subscribe or Unsubscribe

	Search Archives

Options:	Use Monospaced Font Show Text Part by Default Show All Mail Headers
Message:	[<< First] [< Prev] [Next >] [Last >>]
Topic:	[<< First] [< Prev] [Next >] [Last >>]
Author:	[<< First] [< Prev] [Next >] [Last >>]

Subject:	solder voids - QFN belly pad
From:	Guy Ramsey <[log in to unmask]>
Reply To:	TechNet E-Mail Forum <[log in to unmask]>, Guy Ramsey <[log in to unmask]>
Date:	Mon, 8 Jan 2018 11:26:08 -0500
Content-Type:	text/plain
Parts/Attachments:	text/plain (12 lines)

We are having trouble with a lot of boards.
We are seeing excessive voids like the ones on page 18 of this
presentation.

https://www.google.com/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&ved=0ahUKEwj27JnJ38HYAhUF5YMKHWYICvcQFggpMAA&url=https%3A%2F%2Fwww.eptac.com%2Fwp-content%2Fuploads%2F2012%2F06%2Feptac_07_18_12.pdf&usg=AOvVaw2OX6J_YRqkuNUNNgDBvmwZ


The vias are filled and plated. Anyone seen this, resolved it?


Guy

ATOM RSS1 RSS2

LISTSERV.IPC.ORG