Dear All

Wanted a little more clarity on the copper area that is usually considered for inner layers while calculating impedance. Is it copper area in individual circuit or copper area for each layer after panelisation. There can be instances wherein the two can have quite a good difference which may result in dielectric variation and hence the impedance calculations also.

Can you please suggest what is the commonly followed practice.

Rgds

Pradeep
Kindly note: Our domain name has changed to micropack.in from micro-pack.com, please update my email-id in your address book with the new domain name - micropack.in

[Logo]<http://www.micropack.in>