TECHNET Archives

October 2016

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Nigel Burtt <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Nigel Burtt <[log in to unmask]>
Date:
Fri, 7 Oct 2016 09:49:34 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (6 lines)
Thanks Ted

I'm aware of the phenomena and the material choices to minimise the risk.

Clearly close spacing is sometimes driven by component technology and pitch, but I wondered if at the PCB design stage there was an industry best practice guideline or  DRC to look in more detail at smaller wall-wall spacings in a prepared design before it goes to fab and increase them to "x" wherever possible to further improve robustness.

ATOM RSS1 RSS2