TECHNET Archives

October 2016

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Nigel Burtt <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Nigel Burtt <[log in to unmask]>
Date:
Fri, 7 Oct 2016 07:49:42 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (6 lines)
Because of mechanisms like CAF/CFF I have in mind a paper I read some years ago that quoted some work by Sun Microsystems that suggested via hole wall-wall distances in a design should aim to be minimum 0.5mm wherever possible and with the holes staggered as much as possible. 

In today's HDI PCB world a wall-wall gap of 0.5mm seems like a big ask for the designer. Looking at the IPC-9253 and IPC-9254 CAF test PCBs, these have wall-wall spacings that vary between 0.15 and 0.89mm, so I assume the 0.15mm end is intended to represent real-life design and not just a practical PCB fabrication limit?

Is there an IPC PCB design guideline which points to what a designer should aim for as a minimum gap to make the design as robust as it can be?

ATOM RSS1 RSS2