I stick with 25 mils unless it's a thick board with V-scores - then I follow instruction from the board house.
We have some designs that get within 5 mils on outer layers. This is mostly a carry-over from legacy boards that I will typically change on revision unless it's not allowed (usually due to concerns about the need to re-qualify).
I have a question for those of you who pull back the power planes: are you also adding shielding vias around the edge of the board?
This reminded me of an old rule of thumb called the 20H rule where designers would pull back power planes 20X the distance between it and the nearest GND plane. The 1st link below is to a paper that showed the application of this rule actually increases radiation for 2 plane structures and has no significant impact on 3 plane structures. The 2nd link is to a paper that seems to dispute the methodology used in the first paper and shows the 20H rule is effective in reducing radiation. To be honest the majority of what is presented in the papers is over my head; I pretty much just read the intro and the conclusion. Anyone have an idea who is right? My guess is it's a big "it depends".
On new designs if space permits it I put a GND (or chassis GND) ring around the edge of the board on each layer and stitch with vias spaced at no greater than 1/8th wavelength of the highest frequency on the board (usually aim for 1/20th).
Links (can also be found quickly by googling "20H rule"):
http://www.sigrity.com/papers/epep2000/epep_20h.pdf
http://www.google.com/url?sa=t&rct=j&q=&esrc=s&frm=1&source=web&cd=4&cad=rja&uact=8&ved=0ahUKEwje0fXa4pfKAhUDeD4KHdJqBbkQFggzMAM&url=http%3A%2F%2Fpiers.org%2Fpiersonline%2Fdownload.php%3Ffile%3DMDYwOTA2MDAxNjQzfFZvbDNObzdQYWdlMTA5N3RvMTEwMS5wZGY%3D&usg=AFQjCNHke1JPkVD_TePQMe7xZGjO_uuZ2w
Adam Domoe
L-3 Communications
Cincinnati Electronics
7500 Innovation Way
Mason, OH 45040
(513)573-6928 (office)
(513)573-6100 (main)
-----Original Message-----
From: DesignerCouncil [mailto:[log in to unmask]] On Behalf Of Brooks, William
Sent: Wednesday, January 06, 2016 3:03 PM
To: [log in to unmask]
Subject: [DC] pull back clearance on internal planes
What do you recommend for clearance from the edge of an internal plane to the board edge?
William Brooks, CID+
Printed Circuit Designer
2747 Loker Ave West
Carlsbad, CA 92010-6603
760-930-7212
Fax: 760.918.8332
Mobile: 760.216.0170
E-mail: [log in to unmask]
_____________________________________________________________________________
Scanned by IBM Email Security Management Services powered by MessageLabs. For more information please visit http://www.ers.ibm.com
This email is intended only for the use of the party to which it is addressed and may contain information that is privileged, confidential, or protected by law. If you are not the intended recipient you are hereby notified that any dissemination, copying or distribution of the email or its contents is strictly prohibited. If you have received this message in error, please notify us immediately, by replying to the message and deleting it from your computer.
WARNING: Internet communications are not assured to be secure or clear of inaccuracies as information could be intercepted, corrupted, lost, destroyed, arrive late or incomplete, or contain viruses. Therefore, we do not accept responsibility for any errors or omissions that are present in this email, or any attachment, that have arisen as a result of e-mail transmission.
_____________________________________________________________________________
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] ______________________________________________________________________
---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------
|
