TECHNET Archives

September 2015

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Victor Hernandez <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, [log in to unmask]
Date:
Thu, 17 Sep 2015 11:26:21 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (22 lines)
Fellow TechNetters:

   I have been asked to collect/gather information on this topic.   Therefore, today's topic of discussion is PWB/PCB misregistration, Internal/External.   How will this anomaly effect board performance?
What is the worst case scenario?   Is there a correlation between misregistration and exothermic event?

Impacts:
Signal Integrity   -
High Resistance path   -
Electrical spacing violation   -  IPC2221  Table 6-1,  Electrical Conductor Spacing
Hole breakout  -  IPC-2221   sec 9.1.2.1 & 9.1.2.2
Leakage path  -
Laminate Quality  -  CAF  -  Dry bundle - Non wet
SHORT!  -

Victor,


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2