TECHNET Archives

August 2015

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Jack Olson <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Jack Olson <[log in to unmask]>
Date:
Fri, 21 Aug 2015 13:10:54 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (28 lines)
Yes, I think you're right. 
There is nothing specifically addressed to misregistration because the effect of misregistration is a reduction in the minimum annular ring.

So, we measure the minimum annular ring to meet or exceed the Acceptability Requirements

Jack


On Thu, 20 Aug 2015 18:16:32 +0000, Gumpert, Ben <[log in to unmask]> wrote:

>Victor,
>
>IPC-6012 Para. 3.6.2.9 mentions several techniques, but doesn't provide reference to any other document.... so perhaps not?
>
>Ben
>
>-----Original Message-----
>From: TechNet [mailto:[log in to unmask]] On Behalf Of Victor Hernandez
>Sent: Thursday, August 20, 2015 1:42 PM
>To: [log in to unmask]
>Subject: EXTERNAL: [TN] IPC Standard
>
>Fellow TechNetters:
>
>   Is there an IPC doc pertaining to the measuring/calculating of inner layer misregistration in a PCB/PWB?
>
>Victor,

ATOM RSS1 RSS2