TECHNET Archives

April 2015

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Dwight Mattix <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Dwight Mattix <[log in to unmask]>
Date:
Fri, 24 Apr 2015 12:30:02 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (28 lines)
if you're at the right fab, that can be solid 
copper filled (plated full).  We see a lot of 
that used, esp in "core" vias in 2n2 and 3n3 uVia stackups.

A lot of extreme aspect ratio Loadboard and 
Probecard designs use 5 and 6 mil flipdrilled 
thru vias as thick as 5mm overall. Those finish 
after plating in 3-4 mil range at the knee.
Those (very) select few shops that can fill those 
plated vias up beyond 30:1 aspect ratio with the 
likes of San-Ei and then overplate for socket or probe contacts.

At 07:13 AM 4/23/2015, Steven Kelly wrote:
>Hi All,
>Do you think it is feasible to do non-conductive 
>via fill on a .0025- .003 finished hole size ­ 
>overall thickness is .028. Regards Steve
>
>______________________________________________________________________
>This email has been scanned by the Symantec Email Security.cloud service.
>For more information please contact helpdesk at x2960 or [log in to unmask]
>______________________________________________________________________

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2