TECHNET Archives

April 2015

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"MacFadden, Todd" <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, MacFadden, Todd
Date:
Thu, 23 Apr 2015 12:59:55 +0000
Content-Type:
text/plain
Parts/Attachments:
text/plain (20 lines)
Hello Technet friends,

We are usually asked by our PCB suppliers to add teardrops (track expansion) to thin traces (<=5mil) at soldermask openings. We understand the impetus for this on immersion silver boards, where there is a risk of galvanic corrosion due to Cu-Ag couple at the soldermask/Cu interface of SMT pads.

But some suppliers also ask for track expansion on OSP boards. What would be the motivation in this case? My understanding is the risk of corrosion at the soldermask interface on OSP boards is low, even if the soldermask undercut is severe. So is there perhaps some other reliability advantage to having wider copper at trace/pad interfaces on otherwise thin traces? Do others get this question as well?

Thanks in advance for any thoughts or insight.

Todd MacFadden






______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2