TECHNET Archives

December 2014

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Syed Ahmad <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Syed Ahmad <[log in to unmask]>
Date:
Mon, 29 Dec 2014 16:05:27 +0000
Content-Type:
text/plain
Parts/Attachments:
text/plain (1 lines)
Customer spec needs to be consulted and followed. If the cracks have progressed into circuitry then they are a matter of concern. If not then customer should have a spec for acceptability considering their size and distance from circuitry.

-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Eva J
Sent: Monday, December 29, 2014 9:58 AM
To: [log in to unmask]
Subject: Re: [TN] Wafer level package or Chip scale package component damage

The cracking occurred during cleaning after reflow (mechanical shock).
Chips are observable at 25X.
EJ

On Mon, Dec 29, 2014 at 9:53 AM, Syed Ahmad <[log in to unmask]> wrote:

> Silicon is brittle and fragile so dicing can easily cause chipping and 
> cracking.  Information in MIL-STD-883G METHOD 2010.1.1 starting from 
> 3.1.3 and other similar specifications have defined inspection and 
> rejection criteria. Some of these documents are available to download free online.
>
> -----Original Message-----
> From: TechNet [mailto:[log in to unmask]] On Behalf Of Evamaria Jones
> Sent: Tuesday, December 23, 2014 11:10 AM
> To: [log in to unmask]
> Subject: [TN] Wafer level package or Chip scale package component 
> damage
>
> Does anyone know of acceptability requirements regarding chipped / 
> component damage on chip scale and wafer level packages? How much 
> chipping of edges are acceptable on the exposed silicone die? ...and 
> can minor chipping of the silicon substrate cause performance 
> problems? Is the silicon die considered the component substrate or 
> package? IPC-A-610E, 9.3 states that chipped or cracked component substrate constitute a defect.
> Clearly a crack or chip that extends from top to bottom would be defect.
> Would 1/4mm chip on top be a defect. Any guidance would be appreciated.
> Eva J
>


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] ______________________________________________________________________

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2