TECHNET Archives

July 2014

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Yuan-chia Joyce Koo <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Yuan-chia Joyce Koo <[log in to unmask]>
Date:
Tue, 8 Jul 2014 20:08:32 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (137 lines)
I am also echo with Roger's caution:
(1) if the flex is using acrylic as bonding layer, you might see  
degradation of adhesion.
(2) not all polyimide tape made equal, some may or may not withstand  
150C for dimensional stability.
(3) grain growth sure will happen at 150 C for 2 hr if you use  
eutectic Pb/Sn solder - how much impact on your reliability?  you  
need good data or calculation based on user environment
(4) 150C cure for 2 hr are common for chip potting, normally there is  
alternative cure, like 130 C for 6 hr, you need to know what is the  
curing mechanism, what kind of activator, one stage or two stage  
cure.  130 C possibly more feasible for flex (again, if your adhesion  
layer is polyimide based, it should be fine).
(5) you need hard data to find out the cure and CTE in relation to  
your chip - as mentioned by Roger, you need to be careful (you can  
pull out of a wire bond if it thermal shocked - due to poor selection  
of material.  your design group should be the one (a) select  
material, and (b) dictate the process how to apply the material and  
(c) ensure achieve the reliability for the design intend... ).
my 2 cents.
      joyce
On Jul 8, 2014, at 5:59 PM, Roger Mack wrote:

> my concern would be the properties of the potting, not the solder  
> joints.
> Elevated cure may result in a higher potting Tg than room temp cure  
> which
> can affect the low temp cycling performance of the potting.  
> Something to
> think about if you have a choice. We pot products for harsh  
> environments.
> If you are not worried about -40 or +125C you have less to worry  
> about.
>
> CTE mismatch between potting/boards/components can definitely cause
> failures and fracture solder joints. Make sure you understand the  
> potting
> properties for the temperature range, and I would run strain gages  
> during
> temp cycling to verify.  We often find some of this potting data  
> you need
> is not included in the datasheets. Work with the potting manufacturer.
> Harder pottings can work, but CTE mismatch is more of a concern and  
> needs
> to be tested to make sure it will work for your product spec.
>
> The smaller the potting volume also reduces these risks. Most  
> issues we
> see are with larger products and not small sensors.
>
>
>
> Roger Mack  P.Eng.
> Manufacturing Specialist
> Parker Hannifin Electronic Controls
> Electronic Controls Division
> 1305 Clarence Avenue
> Winnipeg, MB  R3T 1T4 Canada
> direct 204 453 3339 x373
> [log in to unmask]
> www.parker.com/ecd
>
>
>
>
>
>
>
> From:   Phil Bavaro <[log in to unmask]>
> To:     <[log in to unmask]>
> Date:   07-08-2014 02:04 PM
> Subject:        [TN] High cure temp for potting electronics
> Sent by:        TechNet <[log in to unmask]>
>
>
>
> I was asked for my input on a design where the engineers want to  
> fully pot
> some rigid flex pwbs with a thermal potting material that requires  
> a cure
> cycle of 150C for two hours and cures to a Shore D hardness of 80.
>
> My immediate reaction was to voice concerns over intermetallic grain
> structure growth but thought that I should reach out to this group of
> experts before responding.
>
> We are using Sn63Pb37 solder.  The PWAs are full of reflow oven  
> compatible
> components.  We normally do not expose our PWAs to any cure cycle
> temperatures over 110C.
>
> Does this elevated cure cycle lower the reliability of the solder  
> joints
> (more brittle)?
>
> Will the extreme hardness of the material cause mechanical stress  
> on the
> components?
>
> Any help is appreciated.
>
> Phil
> ________________________________
>  This message and any attachments are solely for the use of the  
> addressee
> and may contain L-3 proprietary information that may also be  
> defined as
> USG export controlled technical data. If you are not the intended
> recipient, any disclosure, use or distribution of its content is
> prohibited. Please notify the sender by reply e-mail and immediately
> delete this message and any attachments.
>
> ______________________________________________________________________
> This email has been scanned by the Symantec Email Security.cloud  
> service.
> For more information please contact helpdesk at x2960 or  
> [log in to unmask]
> ______________________________________________________________________
>
>
>
>
>
>
> ______________________________________________________________________
> This email has been scanned by the Symantec Email Security.cloud  
> service.
> For more information please contact helpdesk at x2960 or  
> [log in to unmask]
> ______________________________________________________________________


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2