TECHNET Archives

June 2014

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Henry Rekers <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, [log in to unmask]
Date:
Tue, 10 Jun 2014 08:26:24 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (28 lines)
Hey there technetters.  A while back, I sent a message about enig plating 
contamination in NON-plated holes.   I've bounced it back to the board 
shop saying that it is unacceptable, but they claim it is due to 6012 
3.5.2
I also think it's unacceptable in the 4552 spec.   The design 
documentation clearly states non-plated.   It's not plated, just partially 
plated.

Any advice?

Thanks.
_____________________________________________________________________________________ 


Henry Rekers P. Eng |   Schneider Electric   |  Global Supply Chain  |   
Senior Manufacturing Engineer
Phone: +1-250-652-7100 ext. 7510  |   Toll Free: +1-866-466-7627 ext. 
7510  |   Fax: +1-250-544-2390  |   
Email: [log in to unmask]  |   Site: 
www.schneider-electric.com  |   Address: 2195 Keating Cross Road, 
Saanichton, BC, Canada, V8M 2A5 
*** Please consider the environment before printing this e-mail

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2