TECHNET Archives

June 2014

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"Nieznanski, John A - Exelis" <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Nieznanski, John A - Exelis
Date:
Thu, 26 Jun 2014 20:00:04 +0000
Content-Type:
text/plain
Parts/Attachments:
text/plain (18 lines)
Good Afternoon TechNet!

Can anyone point me to any published reliability analysis or life test results of "partially filled" PTH (plated through hole) vias?  I'm calling these partially filled if they do not meet minimum J-STD-001 standards for class 3 product (vertical fill of solder at least 75% of PWB thickness). The applicable J-STD-001 figure is shown as Fig 6-3. There is a note that says the 25% unfilled height includes the sum from both sides.

Thank you for all your help!


John Nieznanski

________________________________

This e-mail and any files transmitted with it may be proprietary and are intended solely for the use of the individual or entity to whom they are addressed. If you have received this e-mail in error please notify the sender. Please note that any views or opinions presented in this e-mail are solely those of the author and do not necessarily represent those of Exelis Inc. The recipient should check this e-mail and any attachments for the presence of viruses. Exelis Inc. accepts no liability for any damage caused by any virus transmitted by this e-mail.

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2