DESIGNERCOUNCIL Archives

March 2014

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"McGlaughlin, Jeffrey A" <[log in to unmask]>
Reply To:
(Designers Council Forum)
Date:
Tue, 11 Mar 2014 12:54:57 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (1 lines)
We have been using the following note to specify minimum dielectric spacing in a Class 2 MIL environment and it should meet the requirements of Class 3 as well.

" THE MINIMUM DIELECTRIC THICKNESS SHALL BE 0.005” WITH A MINIMUM OF 2 LAYERS OF GLASS BETWEEN ALL CONDUCTIVE LAYERS, OR SHALL MEET THE HIGH POT TESTING REQUIREMENTS TO WITH STAND *** VOLTS FOR 30 SECONDS.  SEE THE STACK-UP DIAGRAM FOR NOMINAL DIMENSIONS AND TOLERANCES."

The voltage requirement is design dependant with a 500, 1k, 2.5k, 5k, 10k, 25k test levels.

This was derived from the old MIL-STD-275 design requirements and MIL- S-13949 materials documents.


Jeffrey McGlaughlin, C.I.D.
Engineering Designer

Battelle
505 King Avenue
Columbus Ohio 43201-2693
[log in to unmask]

This message is intended only for the use of the individual or entity to which it is addressed, and may contain information that is privileged, confidential and/or otherwise exempt from disclosure under applicable law. If the reader of this message is not the intended recipient or the employee or agent responsible for delivering the message to the intended recipient, any disclosure, dissemination, distribution, copying or other use of this communication or its substance is prohibited. If you have received this communication in error, please return to the sender and delete from your computer system.


-----Original Message-----
From: DesignerCouncil [mailto:[log in to unmask]] On Behalf Of Larry Brophy
Sent: Monday, March 10, 2014 3:26 PM
To: [log in to unmask]
Subject: [DC] IPC-2221B Electrical Spacing

Hi all, is there any table besides Table 6-1 in IPC-2221B that I can use for the layer seperation that takes into account the voltage resistance of FR4.  I know FR4 is good for 300V per mil and I need 500V isolation, if I use Table 6.1 I'm going to need  9.74mil between layers and have a very thick board.

I have a customer that wants the design to be Class 3 and insists that I use this table unless I can find something in an IPC spec that allows me to use the voltage resistance of FR4 instead of this table.

Many thanks,

Larry

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________




---------------------------------------------------------------------------------

DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.

To unsubscribe, send a message to [log in to unmask] with following text in

the BODY (NOT the subject field): SIGNOFF DesignerCouncil.

To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)

For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815

---------------------------------------------------------------------------------


ATOM RSS1 RSS2