DESIGNERCOUNCIL Archives

February 2014

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
DesignerCouncil <[log in to unmask]>
X-To:
Designers Council Forum <[log in to unmask]>, "Brooks, William" <[log in to unmask]>
Date:
Thu, 6 Feb 2014 09:52:32 -0600
Reply-To:
"(Designers Council Forum)" <[log in to unmask]>, Jack Olson <[log in to unmask]>
Subject:
From:
Jack Olson <[log in to unmask]>
Message-ID:
In-Reply-To:
Content-Type:
text/plain; charset="ISO-8859-1"
MIME-Version:
1.0
Parts/Attachments:
text/plain (150 lines)
just a "light discussion", huh? (smile)

I'm not up to speed on the latest bare board fabrication processes,
and I can't directly answer the questions at the end of your post,
but I can offer a few comments:

a) that's a pretty good list of factors you have collected, I can't think
of any others
b) I think the problem is harder to control for lower layer count. Once you
have a lot of copper layers, you are probably not going to see warping
unless something was done drastically wrong at the fabricator
c) Its fairly easy to compensate for copper balance, either the designer
can add copper fills in empty areas (if worried about affecting
performance, make a larger clearance like 100 mils or something, so it
really just fills the EMPTY areas) or by allowing the fabricator to add
thieving to the artwork
d) It is fairly difficult to compensate for asymmetrical layer stack,
unless it is a higher layer count
e) I disagree with the item 4) you listed. I think some bare board fabs
have tried to do that to pass incoming inspection, and then they warp at
assembly thermal. I'm pretty sure that is a bad practice!
f) I haven't heard of rails or tabs needing any particular kind of
attention related to warping as you suggest in item 7)
g) I don't think long narrow boards are necessarily more prone to warping,
but remember the spec allows a certain amount of warping per inch, so it
may appear to be more warped than other boards and still be acceptable (I
think its .7%, or 7 mils per inch? can't remember) anyway, you may be able
to see an obvious warp on a long board, that is still okay, is all I was
trying to say
h) yes, I know for sure that fabricators alternate the direction of the
weave for adjacent layers, and if they make a mistake you can have a
problem, but I should let a fabricator answer that one...

hope that helps a little bit, sorry I can't answer your questions, Mr. Bill
Jack


On Wed, Feb 5, 2014 at 2:57 PM, Brooks, William <
[log in to unmask]> wrote:

> I would like to open a light discussion on the control of bow and twist in
> FR4 PCB's...
>
> I'm aware that there are many factors that can contribute to printed board
> warping...
> Some are design related and some are fabrication material and process
> related
>
> These are some design related warp inducing features...
>
> 1) Asymmetrical stack up
> 2) Uneven distribution of copper
> 3) Very long and narrow boards...
>
>
> Some other suggestions I have heard of:(though not verified)
> 1) Copper fill or thieving on layers to distribute copper plating more
> evenly
> 2) Alternating the grain of the board layer materials to compensate for
> grain induced warpage
> 3) Reduce the resin content increase the glass fiber diameter to reinforce
> the strength and rigidity of the board
> 4) Flatten boards under heat and pressure to compensate for warp
> 5) Reduce lamination cycles by changing the design construction
> 6) Controlled cooling of boards after lamination to reduce stress
> 7) Pay attention to the geometry of breakaway tabs and support rails...
> add copper thieving to them so that they don't warp the board
>
>  My questions...
> 1) What if any hard research has been done in this area and have there
> been any white papers published that I can access?
> 2) How do bare board manufacturers compensate for the tendency of certain
> boards to warp?
> 3) How much does the type of material and raw material manufacturer play
> into the equation?
> 4) What recommendations do you have to avoid the issue up front in your
> pcb designs?
>
> Are there others suggestions?
> Are there any great published articles out there that examine the subject?
> I look forward to your comments...
>
>
> Thanks,
>
> William Brooks, CID+
> Senior MTS (Contract)
> 2747 Loker Ave West
> Carlsbad, CA 92010-6603
> 760-930-7212
> Fax:        760.918.8332
> Mobile:    760.216.0170
> E-mail:    [log in to unmask]
>
>
>
> _____________________________________________________________________________
> Scanned by IBM Email Security Management Services powered by MessageLabs.
> For more information please visit http://www.ers.ibm.com
>
> This email is intended only for the use of the party to which it is
> addressed and may contain information that is privileged, confidential, or
> protected by law.  If you are not the intended recipient you are hereby
> notified that any dissemination, copying or distribution of the email or
> its contents is strictly prohibited.  If you have received this message in
> error, please notify us immediately, by replying to the message and
> deleting it from your computer.
>
> WARNING: Internet communications are not assured to be secure or clear of
> inaccuracies as information could be intercepted, corrupted, lost,
> destroyed, arrive late or incomplete, or contain viruses.  Therefore, we do
> not accept responsibility for any errors or omissions that are present in
> this email, or any attachment, that have arisen as a result of e-mail
> transmission.
>
> _____________________________________________________________________________
>
> ______________________________________________________________________
> This email has been scanned by the Symantec Email Security.cloud service.
> For more information please contact helpdesk at x2960 or [log in to unmask]
> ______________________________________________________________________
>
>
> ---------------------------------------------------------------------------------
> DesignerCouncil Mail List provided as a free service by IPC using LISTSERV
> 16.0.
> To unsubscribe, send a message to [log in to unmask] with following text in
> the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
> To temporarily stop/(restart) delivery of DesignerCouncil send: SET
> DesignerCouncil NOMAIL/(MAIL)
> For additional information, or contact Keach Sasamori at [log in to unmask] 847-615-7100
> ext.2815
>
> ---------------------------------------------------------------------------------
>


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------

ATOM RSS1 RSS2