Joe -

I think what you are referring to was in IPC-2222 as figure 1-1 on page 2. But it appears that this figure was dropped from the Rev A of the document. 

Jeffrey A McGlaughlin, CID 
Engineering Designer
Systems Development Engineering Services
Room 4-2-50 
Phone (614)424-7582 


-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Joe Macko
Sent: Tuesday, May 07, 2013 3:03 PM
To: [log in to unmask]
Subject: [TN] populated board complexity rating approach

Technetters,

 

A while back I remember seeing within I think an IPC document an
approach for categorizing circuit boards in terms of component density,
complexity, size, etc. so one board could be effectively compared
against another board(s) as a means to judge say SMT processing
differences.  I thought that it was within J-STD-001 but did not see it.

 

Would someone pls help and let me know what IPC doc has such
information.   Thx

 

Regards,

-Joe 

 

 

Regards,

-Joe M.

x3049

 

 


"This e-mail and any attachments are solely for the use of the addressee and may contain L-3 proprietary information that may also be defined as U.S. Government export controlled technical data. If you are an unintended recipient of this e-mail, use, disclosure or distribution of its content is prohibited. Please notify the sender by return e-mail and immediately delete this message."
 

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________