First time I heard about such issue. Could you precise the diameter of the vias ?
rgds

========================================
Message du 04/04/13 17:58
De : "MacFadden, Todd" 
A : [log in to unmask]
Copie à : 
Objet : [TN] Solder Stencil Interference due to Unintentional Via Fill

Hi everyone,

We are encountering some problems with HASL (SnPb) boards where many vias are coming in filled or partially-filled with solder. In some cases the solder protrudes enough to interfere with the SMT solder stencil process. The plant checked 10 incoming bare boards and all 10 had at least a few vias filled with solder protruding enough to cause problems.

I don't see anything in IPC-600 that would disqualify this condition. We don't specifically state in our drawing that closed vias are not allowed, but is there a standard that governs via fill/protrusions from the HASL finish?

Thanks for any insight.

Todd

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________


___________________________________________________________
Qu'y a-t-il ce soir à la télé ? D'un coup d'œil, visualisez le programme sur Voila.fr http://tv.voila.fr/programmes/chaines-tnt/ce-soir.html

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________