One additional note: Filled PTH (after assembly) thermal shock should be used if you decided to use -55 to +150. 10 cycle as burn-in normally used (old old old days). Un-filled copper barrel are flexible some what, you may passed thermal shock and got false security at PWA level. (depend upon where are the delam happened: - barrel separation, you need filled. Copper ductility issue, un-filled might be better). My out dated 2 cents.
Joyce Koo
Materials Researcher - Materials Interconnect Lab
Research In Motion Limited
Office: (519) 888-7465 79945
Mobile: (226) 220-4760
-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Scott A. Bowles
Sent: Wednesday, January 02, 2013 9:29 AM
To: [log in to unmask]
Subject: Re: [TN] reliability test for PCBs
It depends if you are trying to test against a standard for PTH structural integrity to determine if the boards will withstand multiple thermal cycles through assembly, rework or repair or if you are trying to test more for long-term reliability against end-use thermal cycles. The industry standard at the bare board manufacturer level is to perform one thermal stress so you can flow down to your supplier to perform thermal stress testing per IPC-6012 section 3.6.1.1 IAW IPC-TM-650, Method 2.6.8, test Condition "A" (288C for 10 seconds) per the number of cycles you deem appropriate for your assembly process, e.g., double-sided SMT (2), PTH components (1), rework (2), maybe five cycles. Your printed board suppliers should be capable of performing this test for you.
If you are also or more concerned with PTH structural integrity surviving end-use requirements then you could specify Thermal Shock as Joyce suggested but you don't randomly use -55 to 150C, you need to specify a test condition per Table 1 of IPC-TM-650, Method 2.6.7.2, based on material type. This test is considered a special requirement per Table 4-3 of IPC-6012 and will probably have to be performed by an independent test lab, not done by bare printed board supplier (extra time and cost). You also probably need to flow down the requirement to have the board supplier to ensure to add test coupon "D" to the manufacturing panels for this test.
Regards,
Scott A. Bowles
Office: 513-943-2483
Mobile: 513-208-9009
-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Ramakrishnan Saravanan
Sent: Tuesday, January 01, 2013 11:10 AM
To: [log in to unmask]
Subject: Re: [TN] reliability test for PCBs
Dear all,
The test method 2.4.13.1 specifies test method that is designed to determine the thermal integrity of unclad or metallic clad laminates using short-term solder exposure. My interest is to find the toughest know standard for PTH integrity. regards,
R.Saravanan
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
---------------------------------------------------------------------
This transmission (including any attachments) may contain confidential information, privileged material (including material protected by the solicitor-client or other applicable privileges), or constitute non-public information. Any use of this information by anyone other than the intended recipient is prohibited. If you have received this transmission in error, please immediately reply to the sender and delete this information from your system. Use, dissemination, distribution, or reproduction of this transmission by unintended recipients is not authorized and may be unlawful.
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
|
