TECHNET Archives

December 2012

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Paul Reid <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Paul Reid <[log in to unmask]>
Date:
Thu, 6 Dec 2012 12:20:52 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (297 lines)
Hi Steve,

 

Yes telegraphing, glass lock and glass crush all go hand in hand. 

 

I don't thing that these terms are much used in the industry as yet. 

 

Sincerely, 

 

Paul Reid 

Program Coordinator 

PWB Interconnect Solutions Inc. 
235 Stafford Rd., West, Unit 103 
Nepean, Ontario Canada, K2H 9C1 

613 596 4244 ext. 229  

Skype paul_reid_pwb 
[log in to unmask] 

 

________________________________

From: Steve Gregory [mailto:[log in to unmask]] 
Sent: December 5, 2012 2:53 PM
To: Paul Reid; [log in to unmask]
Subject: Re: [TN] A PCB defect that is not specified by IPC

 

Hi Paul!

 

Well I learned something new today from you, thank-you! I never heard
the terms "glass lock" or "glass crush" before, and I googled it and
found your article that talked about it:

 

http://www.pcbdesign007.com/pages/columns.cgi?artcatid=0&clmid=46&artid=
80773&pg=4

 

I tried to find something about dielectric "Telegraphing" but was unable
to find anything about it. I'm assuming that if one was to see the
condition in Mordechai's first photo, that the PCB's would be suspect,
as "telegraphing", "glass lock" and "glass crush" all go hand in hand.
Am I wrong?

 

Steve

 

-----Original Message----- 

From: Paul Reid 

Sent: Wednesday, December 05, 2012 1:03 PM 

To: [log in to unmask] 

Subject: Re: [TN] A PCB defect that is not specified by IPC 

 

Hi Steve and Mordechai,

 

In the first picture it looks like the trace under the dielectric is

superimposed on the pad. This looks like a condition called

"telegraphing" where the copper conductors or pads are pressed into the

dielectric and any copper in the outer layers leaving an impression that

is visible upon inspection.

 

The second picture is of a microvia. Note that the layer two copper is

very thick compared to the dielectric. So the amount of "b-stage"

dielectric is squeezed out between the conductors and the layer one

copper during lamination. This condition is called "glass lock" or

"glass crush".

 

Sincerely,  

 

 

 

Paul Reid 

 

Program Coordinator  

 

PWB Interconnect Solutions Inc. 

235 Stafford Rd., West, Unit 103 

Nepean, Ontario Canada, K2H 9C1 

 

613 596 4244 ext. 229  

 

Skype paul_reid_pwb 

[log in to unmask] 

 

 

 

 

-----Original Message-----

From: TechNet [mailto:[log in to unmask]] On Behalf Of Steve Gregory

Sent: December 5, 2012 11:49 AM

To: [log in to unmask]

Subject: [TN] A PCB defect that is not specified by IPC

 

Hi Mordechai,

 

I have not seen anything like this before. I've posted your pictures so

everyone else can see:

 

http://stevezeva.homestead.com/Pad_Wrinkle.jpg

 

http://stevezeva.homestead.com/Via_Xsection.jpg

 

Could you share what the overall stack-up of this board was supposed to

be and what prepreg thickness was used?

 

Steve

 

From: Mordechai Kirshenbaum 

Sent: Tuesday, December 04, 2012 3:16 PM

To: [log in to unmask] 

Subject: A PCB defect that is not specified by IPC

 

 

Hi Steve 

 

On routine visual inspection of an income PCB board we found a type of

the defect

that is not specified in any of the IPC standards (e.g  IPC-A-600

Acceptability of Printed Boards).

 

It looks like  wrinkles on  pads  and conductors (see fig 1 in the

attached file). We suspected that it was caused

by thick copper conductor on the second layer (under the outer layer).

 

We measured the copper and the dielectric thickness between the outer

and the second layers

and found that the copper thickness on the 2nd layer was relatively high

(70 micro-meter), and the 

dielectric thickness lower than specified (only 50 microns).

 

Have you seen similar defect?

What is the reliability impact? 

Is it acceptable for class 3?

 

Best regards

Mordechai Kirshenbaum

MOD, Israel

 

P.S. please feel free to post this question on the technet forum. 

 

 

 

 

 

 

 

 

______________________________________________________________________

This email has been scanned by the Symantec Email Security.cloud

service.

For more information please contact helpdesk at x2960 or

[log in to unmask] 

______________________________________________________________________

 

______________________________________________________________________

This email has been scanned by the Symantec Email Security.cloud
service.

For more information please contact helpdesk at x2960 or
[log in to unmask] 

______________________________________________________________________


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2