TECHNET Archives

September 2012

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Robert Kondner <[log in to unmask]>
Reply To:
Date:
Fri, 21 Sep 2012 13:04:18 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (38 lines)
Hi,

 

Can anyone point me to a document that describes how moisture can be driven
out of internal PCB layers if solid copper layers exist above and below
internal layers?

 

When routing PCB connections to internal layers, say GND for example, you
want to tie together multiple GND plane layers. But unless a thermal
connection is provided I see no way for moisture to escape from internal
layers.

 

Using thermal vias breaks up GND planes so it is common to flood vias. 

 

Question:

 

  Do flooded vias to multiple layers raise problems with bake out?

 

Bob K



______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2