Fellow PCB Designers, The Silicon Valley Chapter of the IPC Designers Council will have an exciting meeting in San Jose, CA on Wednesday, October 24. Tom Hausherr will present a free educational seminar on “PCB Design Optimization Starts in the CAD library”. For more details and information follow the link for this free “lunch & learn” educational presentation –http://www.pcblibraries.com/forum/ipc-designers-council-meeting-silicon-valley-ca_topic542.html
Also, look for us at PCB West on Sep. 26 in Santa Clara, we will be at table 419A.http://www.pcbwest.com/
Bob McCreight, C.I.D.
IPC Designers Council
Silicon Valley Chapter
(President)
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------