TECHNET Archives

August 2012

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"Stadem, Richard D." <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Stadem, Richard D.
Date:
Tue, 28 Aug 2012 11:49:10 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (39 lines)
Solder joint spacings of .010" (1/4thmm) or less are very common today.
Printing solder paste through .006" diameter apertures is also done. 
You do need different materials and process know-how.

Laser soldering is a wonderful technique for VFP microvia formation as well as for subminiature soldering.

-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of harvey
Sent: Tuesday, August 28, 2012 11:33 AM
To: [log in to unmask]
Subject: [TN] "end of solder"--a clarification (in the context of tin mining downsides)

Well, of course solder will not go away, nor will SMT assembly.
Neither the reliability issues presented by lead-free  solder usage nor dirty tin mining are basic reasons for their future decline in electronic manufacturing.

But as solder joint spacings are forced below 1/4th mm by lead density in the <20 nM IC lithography era,  how will we be able to screen and reflow the old way?

Intel's BBUL pointed one direction to the future, in my opinion. 
It was motivated by the fragility of low K dielectric layers as well as need for higher density That was over 10 years ago when 65 nM litho was on the horizon.

Features included laser drilled vias and copper plated connections to IC lands, no solder balls.Those are precisely how embedded chips, passive and active, are assembled.

The possible impllications for electronic manufacring might be examined.  They might include resurrection of MCMs, now called SPs. Fab and assembly would be merged.
There are lots of possibilities.  Should we not begin to explore them?

 
] Bumpless Build-Up Layer PackagingAdobe PDFBumpless Build-Up Layer Packaging Steven N. Towle, Henning Braunisch, Chuan Hu, Richard D. Emery, and Gilroy J. Vandentop Intel Corporation Components Researchwww.sigrity.com/papers/asme

It 

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] ______________________________________________________________________

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2