TECHNET Archives

July 2012

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Paul Reid <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Paul Reid <[log in to unmask]>
Date:
Thu, 5 Jul 2012 11:23:12 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (57 lines)
Hi Neil,

Are you saying that you are getting "Copper Dendrites" growth?

I'd like to see a picture of a copper dendrite. A picture before and
after would be nice.

Sincerely,  

 

Paul Reid 

Program Coordinator  

PWB Interconnect Solutions Inc. 
235 Stafford Rd., West, Unit 103 
Nepean, Ontario Canada, K2H 9C1 

613 596 4244 ext. 229  

Skype paul_reid_pwb 
[log in to unmask] 

 

-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Neil Atkinson
Sent: July 4, 2012 12:02 PM
To: [log in to unmask]
Subject: [TN] Copper Dendrites

 

 What is the view of covering vias with solder resist to prevent
dendrite growth?

This is an FR4 PCB with OSP finish, SMT reflow both sides and a few
through hole components soldered with a selective soldering process...

Thanks in anticipation of the help of the Technet!

Neil


______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud
service.
For more information please contact helpdesk at x2960 or
[log in to unmask] 
______________________________________________________________________

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2