TECHNET Archives

March 2012

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
William Clark <[log in to unmask]>
Reply To:
Date:
Wed, 21 Mar 2012 15:03:00 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (33 lines)
It is not clear to me from IPC 610-E if a crack in a solder mask constitutes
a Class 1 or Class 2 defect.  Pictures of the typical cracks we are seeing
are at the link below.  The crack in picture 3 repeats at the same feature
on every board in the array.  The cracks were not visible on the bare board
and the boards passed the tape test.  I'm looking for input on the
suitability of these boards.

Thanks

Bill

http://s1066.photobucket.com/albums/u408/clarkerg/

 

Bill Clark

Manufacturing Engineering and Quality Manager

ERG, <http://www.ergpower.com/>   Inc.  2601 Wayne Street, Endicott, NY
13760

607-754-9187

 



______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2