TECHNET Archives

March 2012

TechNet@IPC.ORG
Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Spacing of Capacitors and resistors from PWB edge
From:
prashant chopra <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, prashant chopra <[log in to unmask]>
Date:
Tue, 20 Mar 2012 19:55:54 +0800
Content-Type:
text/plain
Parts/Attachments:
text/plain (16 lines) 
Hi,
 
What should be the minimum spacing of the capacitors and resistors from the PWB edge if V-score routing is used and the depaneling is using the pizza cutter depaneling machine?
 
Is there any white paper available on this which recommends the minimum distance from the PWB edge?
 
Thanks to all for support.
 
Rgds
Prashant

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

ATOM RSS1 RSS2