TECHNET Archives

March 2012

TechNet@IPC.ORG
Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
TechNet <[log in to unmask]>
X-To:
[log in to unmask]
Date:
Tue, 20 Mar 2012 11:44:35 -0500
Reply-To:
TechNet E-Mail Forum <[log in to unmask]>, Blair Hogg <[log in to unmask]>
Subject:
Re: Spacing of Capacitors and resistors from PWB edge
MIME-Version:
1.0
Message-ID:
<[log in to unmask]>
Content-Type:
text/plain; charset="UTF-8"
Content-Transfer-Encoding:
quoted-printable
From:
Blair Hogg <[log in to unmask]>
Parts/Attachments:
text/plain (18 lines) 
We try for about 0.200" or 5mm. 

Blair

On Tue, 20 Mar 2012 19:55:54 +0800, prashant chopra <[log in to unmask]> wrote:

>Hi,
>�
>What should be the minimum spacing�of the capacitors and resistors from the PWB edge if V-score routing is used and the depaneling is using the pizza cutter depaneling machine?
>�
>Is there any white paper available on this which recommends the minimum distance from the PWB edge?
>�
>Thanks to all for support.
>�
>Rgds
>Prashant
>

ATOM RSS1 RSS2