Follow the Electrical Spacing requirements of IPC2221 Table 6.1 providing they are not less than the values specified by IPC2222 Section 9.1.3 for Clearance Area in Planes.

Vias and other thru padstacks should be constructed to conform to IPC2222 9.1.3 Class 3 if your application is military / aerospace. And as others have stated, don't mess with reducing or removing unused pads during design - if you need vias within the split area have them abide by the standard power layer antipads and clearances of the above specifications.

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 16.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------