Subject: | |
From: | |
Reply To: | |
Date: | Wed, 6 Jan 2010 11:10:47 +0800 |
Content-Type: | text/plain |
Parts/Attachments: |
|
|
Thanks Kevin.
To all PCB designers,
Appreciate if you could provide some information on the solder mask
clearance/opening for test points based on past collected experience.
With this information, I would like to benchmark the industrial
practice/standard used before quantify into some reference. Thank you.
Cheers!
-----Original Message-----
From: Glidden, Kevin [mailto:[log in to unmask]]
Sent: Tuesday, January 05, 2010 9:36 PM
To: TechNet E-Mail Forum; Gobinathan Athimolom
Subject: RE: [TN] Minimum Solder Masking on Test Point and Vias
IPC-CM-770 has some information regarding location, size, and spacing of
test points for automated testing. It does not specify (that I can
tell) a definitive soldermask clearance requirement for testpoints. In
that regard, I guess it is up to the designer to specify a clearance
that will provide sufficient protection between test points and adjacent
lands, but not encroach the minimum test point dia / land size. In that
regard, couldn't you also specify soldermask defined lands for test
points? There would be no clearance then....
-----Original Message-----
From: Gobinathan Athimolom [mailto:[log in to unmask]]
Sent: Tuesday, January 05, 2010 2:06 AM
To: [log in to unmask]
Subject: [TN] Minimum Solder Masking on Test Point and Vias
Hi folks!
What is an ideal or a rule of thumb for solder mask opening on test
point or via
for PCB? Let say the test point/via copper diameter is 0.5mm, what is a
recommended solder mask opening?
Is there an IPC standard for solder mask opening for test point and via?
Mainly
for accessibility using in-circuit (bed-of-nail) test approach.
Appreciate any kind of inputs. Thanks.
Cheers!
Gobi
---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text
in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to
[log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to
[log in to unmask]: SET Technet Digest
Search the archives of previous posts at:
http://listserv.ipc.org/archives
Please visit IPC web site
http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100
ext.2815
-----------------------------------------------------
---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------
|
|
|