TECHNET Archives

November 2009

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Reply To:
Date:
Thu, 12 Nov 2009 20:52:35 +0530
Content-Type:
text/plain
Parts/Attachments:
text/plain (21 lines)
We are a PCB mfr and we had recently fabricated a 6 layer PCB with 1mm thickness with blind vias. The design has the blind vias right underneath the BGA area of the PCB and the ENIG plated board undergoes multiple reflows during the leadfree assy. We use Isola 370HR for this, which is leadfree. We had observed a few delamination in this area after assy. 

Is it recommended practice to have a blind via right underneath the BGA area which undergoes multiple reflow cycles. Can you share your views

rgds

Pradeep

-------------------------------
Micropack Ltd, Bangalore, India

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------

ATOM RSS1 RSS2