Sender: |
|
X-To: |
|
Date: |
Fri, 10 Jul 2009 13:17:06 -0500 |
Reply-To: |
|
Subject: |
|
MIME-Version: |
1.0 |
Content-Type: |
text/plain; charset="ISO-8859-1" |
Content-Transfer-Encoding: |
quoted-printable |
From: |
|
Parts/Attachments: |
|
|
Jack,
We have a set of ICT standards we work with specifying TP clearances,
quantities, etc. that we design to. We also have our ICT developers import
the data and give it a quick look before we order any PCBs - this is real
easy as most test development tools have quick auditing routines for probe
locations.
We use specific TP vias and testprep, all other vias are soldermask
encroached as you mention.
Hth,
Dave
---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------
|
|
|