TECHNET Archives

June 2009

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Eddie Rocha <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Eddie Rocha <[log in to unmask]>
Date:
Wed, 17 Jun 2009 12:48:20 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (107 lines)
Achieve via protection with the surface finish (HASL in this case). Leave
the barrel of the vias open (relieved of soldermask.)
thanks,

-----Original Message-----
From: TechNet [mailto:[log in to unmask]]On Behalf Of Bush, Jeffrey D. (US
SSA)
Sent: Wednesday, June 17, 2009 9:36 AM
To: [log in to unmask]
Subject: Re: [TN] SolderMask Question


If you do a LPI via plug prior to the final LPI coat, the thickness will
be more uniform and provide DWV.  The DF via feature cap is a legacy
attempt to insulate vias that I recall testing at AT&T MMV in the 80's.
You can also try a post LPI coat via cap with LPI, which does insulate
but also creates a higher profile.  We have also used a thicker LPI
coating which has better uniformity, lower cost and provides good
coverage.  Much is process/equipment dependent.

Jeffrey Bush
Sr. Principle Product Assurance Engineer
Space Systems and Electronics - Performance Excellence
BAE SYSTEMS
P.O. Box 868, MER24-116A
Nashua, NH 03061-0868
Facility: 144 DW Highway
Merrimack, NH 03054
Office +1 603.885.8137
Mobile +1 603.318.8056
Fax +1 603.885.5258


-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Vargas, Stephen M
Sent: Wednesday, June 17, 2009 12:22 PM
To: [log in to unmask]
Subject: [TN] SolderMask Question

All:



We have a Class III PCB, that we are building using leaded technology
(non-RoHS), HASL finish, where my customer is specifying double masking
over vias for "via protection". Dry film is initially being placed over
the vias only, then the board is covered by LPI. Our problem is that it
creates problems with the solder stencil not properly gasketing to the
PCB during screen-printing resulting in solder defects. We are seeing
raised solder mask as high as .003". Is this (double masking)
commonplace? Are there more "manufacturing friendly" options for optimum
via protection? I've asked about possibly using dry film mask only (no
LPI on top), but was told that the mask feature sizes are too small for
dry film. Any insight would be appreciated.



Regards,

Steve Vargas



Polaris Contract Mfg Inc


---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text
in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to
[log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to
[log in to unmask]: SET Technet Digest
Search the archives of previous posts at:
http://listserv.ipc.org/archives
Please visit IPC web site
http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100
ext.2815
-----------------------------------------------------

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to
[log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to
[log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16
for additional information, or contact Keach Sasamori at [log in to unmask] or
847-615-7100 ext.2815
-----------------------------------------------------

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------

ATOM RSS1 RSS2