TECHNET Archives

May 2009

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Dave Schaefer <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Dave Schaefer <[log in to unmask]>
Date:
Mon, 11 May 2009 15:51:51 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (30 lines)
I've read through the archives of this and other forums, also questioned
CM's and Fabricators about preferred Via soldermask features. I thought I
had resolved the issue once and for all that the best (and only reliable)
options were:

1. Conductively filled vias covered by LPI mask.
2. Partially LPI mask tented vias with via barrel exposed both sides
("encroached").

Seems there are still proponents of full LPI Via tenting without any type of
plugging.

Are there any studies with proof that a particular method of via masking
causes problems, or a method that should be the preferred practice?

Is there any IPC standard or activity to develop a standard on via masking?

Thanks,
Dave

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------

ATOM RSS1 RSS2