Sender: |
|
X-To: |
|
Date: |
Fri, 29 May 2009 16:45:48 +0800 |
Reply-To: |
|
Subject: |
|
MIME-Version: |
1.0 |
Content-Transfer-Encoding: |
7bit |
Content-Type: |
text/plain; charset="us-ascii" |
From: |
|
Parts/Attachments: |
|
|
Hello All,
Our guys ran a thermal shock test to verify solder joint reliability of a
TSSOP component. The micro-section shows that there is a minor crack at the
toe side of the solder joint and a separation(delamination) between the
copper land and the dielectric material.
My question is,
Where did the separation/delamination occur? PCB fab house, PCB assembly
house, or thermal shock test?
If the separation/delamination occurred at pcb fab house, then, what's the
possible root cause gonna be?
If the separation/delamination occurred at thermal shock test or pcb
assembly house, then, is it caused by CTE mismatch between pcb base
material, solder alloy, and gull-wing footprint? How to improve on that?
Brain storm, and any input is appreciated.
I will get the micro-section picture posted once I get it. Thank you all.
Best Regards
Charming Chan
---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------
|
|
|