TECHNET Archives

November 2007

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Michelle Michelotti <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Michelle Michelotti <[log in to unmask]>
Date:
Fri, 9 Nov 2007 15:45:56 -0600
Content-Type:
text/plain
Parts/Attachments:
text/plain (99 lines)
Sign up today for two new webcasts on:


Printed board Fabrication Hot Buttons: Design Considerations

January 17, 2008 - 10:00 a.m. - 11:00 a.m. (CT)

Speaker: Dieter Bergman, IPC

 

Let's face it, designers and board manufacturers don't always tell each
other everything! Learn the secrets of the board fabrication process and
where manufacturers are compensating for poor and incomplete designer
instructions. Mastering this missing information can make your boards
more manufacturable and even save you money! Tune in for this
informative Webcast and pick up tips to help you become a more effective
designer today.

 

Issues that will to be discussed:

*                  over inadequate tolerance considerations 

*                  unreasonable finishing requirements 

*                  incomplete manufacturing instructions 

*                  poorly defined accept/reject criteria 

*                  constructive two-way communication, which is the
biggest challenge facing this industry, will also be addressed. 

 

For more information, or to register, please visit
www.ipc.org/FabWC0108.  Any additional questions, contact Michelle
Michelotti at 847.597.2822 or e-mail at [log in to unmask]

 

 

Routing of High Speed Lines

January 24, 2008 - 10:00 am - 11:00 am (CT)

Speaker: Rick Hartley, L3 Communication

 

Many issues contribute to signal integrity problems in high speed
transmission lines: cross talk, loss tangent of the PCB material, power
bus noise, etc. The single greatest contributor to signal integrity
issues is the lack of proper routing and termination of lines in PC
boards. Understanding a few simple concepts can take a circuit from
failure to success.  Understanding the concepts can dramatically reduce
cost and layer count of PC boards. 


This webcast will discuss:

*          identifying when a line is high-speed

*          the effect on signal integrity when proper routing is not
implemented

*          understanding and controlling impedance

*          routing schemes that work

*          when and how to properly terminate a line

*          the best board stacks for both impedance control and low cost

 

Register by December 21, 2007 and save an additional 10% off.

 

For more information, or to register, please visit
www.ipc.org/HighSpeed0108.  Any additional questions, contact Michelle
Michelotti at 847.597.2822 or e-mail at [log in to unmask]

 


---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 15.0
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------

ATOM RSS1 RSS2